Method for producing semiconductor device, semiconductor package, and method for producing semiconductor package

ABSTRACT

A method for producing a semiconductor device includes dicing, at a scribe area of a semiconductor wafer, the semiconductor wafer into semiconductor chips including respective circuit areas formed on the semiconductor wafer, the scribe area being provided between the circuit areas and extending in a first direction in a plan view, wherein the scribe area includes a first area extending in the first direction and second areas including monitor pads and extending in the first direction and located on both sides of the first area, wherein the method includes removing at least portions of the monitor pads by emitting laser beam to the second areas before the dicing, and wherein, in the dicing, the semiconductor wafer is diced at the first area.

CROSS-REFERENCE TO RELATED APPLICATION

The present application claims priority to Japanese Patent Application No. 2020-127200, filed on Jul. 28, 2020, which is incorporated herein by reference in its entirety.

FIELD

The present disclosure relates to a method for producing a semiconductor device, a semiconductor package, and a method for producing the semiconductor package.

BACKGROUND

When a semiconductor device is produced, multiple circuit areas are provided on the semiconductor wafer, and a scribe area is provided between neighboring circuit areas. Then, at the scribe area, the semiconductor wafer is diced into multiple semiconductor chips with a dicing blade.

The diced semiconductor chips are flip-chip mounted on or over a printed circuit board, and an underfill is provided between the printed circuit board and the semiconductor chip.

SUMMARY

According to an aspect of an embodiment of the present disclosure, a method for producing a semiconductor device, the method includes:

dicing, at a scribe area, a semiconductor wafer into a plurality of semiconductor chips each including at least one of a plurality of circuit areas, the semiconductor wafer including the plurality of circuit areas and the scribe area provided between neighboring circuit areas of the plurality of circuit areas, the scribe area extending in a first direction in a plan view,

wherein the scribe area includes:

-   -   a first area extending in the first direction; and     -   second areas located on both sides of the first area in a second         direction perpendicular to the first direction in the plan view,         the second areas extending in the first direction, monitor pads         being provided in the second areas,

wherein the method includes:

before the dicing of the semiconductor wafer into the plurality of semiconductor chips, removing at least portions of the monitor pads by emitting laser beam to the second areas, and

wherein, in the dicing of the semiconductor wafer into the plurality of semiconductor chips, the semiconductor wafer is diced at the first area.

The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims. It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a drawing illustrating a semiconductor wafer used in a first embodiment;

FIG. 2 is a schematic diagram (Part 1) illustrating a method for producing a semiconductor device according to the first embodiment;

FIG. 3 is a schematic diagram (Part 2) illustrating the method for producing a semiconductor device according to the first embodiment;

FIG. 4 is a schematic diagram (Part 3) illustrating the method for producing a semiconductor device according to the first embodiment;

FIG. 5 is a schematic diagram (Part 4) illustrating the method for producing a semiconductor device according to the first embodiment;

FIG. 6 is a cross-sectional view (Part 1) illustrating the method for producing a semiconductor device according to the first embodiment;

FIG. 7 is a cross-sectional view (Part 2) illustrating the method for producing a semiconductor device according to the first embodiment;

FIG. 8 is a cross-sectional view (Part 3) illustrating the method for producing a semiconductor device according to the first embodiment;

FIG. 9 is a cross-sectional view (Part 4) illustrating the method for producing a semiconductor device according to the first embodiment;

FIG. 10 is a drawing illustrating a layout of a diced semiconductor device according to the first embodiment;

FIGS. 11A and 11B are cross-sectional views illustrating a semiconductor package having a semiconductor device;

FIG. 12 is a schematic diagram (Part 1) illustrating a method for producing a semiconductor device according to a second embodiment;

FIG. 13 is a schematic diagram (Part 2) illustrating the method for producing a semiconductor device according to the second embodiment;

FIG. 14 is a cross-sectional view (Part 1) illustrating the method for producing a semiconductor device according to the second embodiment;

FIG. 15 is a cross-sectional view (Part 2) illustrating the method for producing a semiconductor device according to the second embodiment;

FIG. 16 is a schematic diagram illustrating a method for producing a semiconductor device according to a third embodiment;

FIG. 17 is a cross-sectional view illustrating a method for producing a semiconductor device according to the third embodiment;

FIG. 18 is a cross-sectional view illustrating a method for producing a semiconductor device according to a fourth embodiment;

FIG. 19 is a cross-sectional view illustrating a method for producing a semiconductor device according to a fifth embodiment;

FIG. 20 is a cross-sectional view illustrating a method for producing a semiconductor device according to a sixth embodiment; and

FIG. 21 is a cross-sectional view illustrating a method for producing a semiconductor device according to a seventh embodiment.

DESCRIPTION OF EMBODIMENTS

When a semiconductor device is produced, multiple circuit areas are provided on the semiconductor wafer, and a scribe area is provided between neighboring circuit areas. Then, at the scribe area, the semiconductor wafer is diced into multiple semiconductor chips with a dicing blade.

The diced semiconductor chips are flip-chip mounted on or over a printed circuit board, and an underfill is provided between the printed circuit board and the semiconductor chip. See Japanese Laid-open Patent Publication No. 2010-129970, Japanese Laid-open Patent Publication No. 2010-267795, Japanese Laid-open Patent Publication No. 2011-035302, Japanese Laid-open Patent Publication No. 2014-223677, and Japanese Laid-open Patent Publication No. 2016-134427.

With such a semiconductor device manufactured using a conventional semiconductor chip, peeling may occur between the semiconductor chip and the underfill.

Accordingly, it is desired to provide a method for producing a semiconductor device, a semiconductor package, and a method for producing a semiconductor package that can reduce peeling of the underfill.

Hereinafter, embodiments are specifically described with reference to the attached drawings. In the specification and the drawings of the present application, constituent elements having substantially the same functional configurations may be denoted by the same reference numerals, and redundant explanations thereabout may be omitted. In the following explanation, the two directions that are parallel to the surface of the substrate and that are orthogonal to each other are referred to as the X direction and the Y direction, and the direction perpendicular to the surface of the substrate is referred to as the Z direction. Also, a drawing illustrating a surface extending in the X and Y directions as seen from the Z direction may be referred to as a plan view.

First Embodiment

First, the first embodiment is explained. The first embodiment relates to a method for producing a semiconductor device. FIG. 1 is a drawing illustrating a semiconductor wafer used in the first embodiment. FIG. 2 to FIG. 5 are schematic diagrams illustrating the method for producing a semiconductor device according to the first embodiment. FIG. 6 to FIG. 9 are cross-sectional views illustrating the method for producing a semiconductor device according to the first embodiment. FIG. 2 to FIG. 5 are enlarged drawings illustrating an area 2 that is a portion of FIG. 1. FIG. 6 to FIG. 9 are cross-sectional views taken along line VI-VI to line IX-IX in FIG. 2 to FIG. 5, respectively.

In the method for producing a semiconductor device according to the first embodiment, a semiconductor wafer including multiple circuit areas and a scribe area having monitor pads is prepared, and the semiconductor wafer is diced at the scribe area, so that multiple semiconductor chips including respective circuit areas are formed.

First, the semiconductor wafer is explained in detail. As illustrated in FIG. 1 and FIG. 2, the semiconductor wafer 1 used in the first embodiment includes multiple circuit areas 3 arranged in the X direction and the Y direction. A scribe area 4Y extending in the Y direction is provided between circuit areas 3 neighboring with each other in the X direction, and a scribe area 4X extending in the X direction is provided between circuit areas 3 neighboring with each other in the Y direction. A seal ring 6 is provided between the circuit areas 3 and the scribe areas 4X and 4Y.

Monitor patterns (not illustrated) are provided in the scribe areas 4X and 4Y, and the monitor pads 5 connected to the monitor patterns are provided on the front surface of the scribe areas 4X and 4Y. For example, when the X direction is referred to as a row direction, and the Y direction is referred to as a column direction, in the scribe area 4X, multiple monitor pads 5 are arranged so as to constitute a matrix including 5 rows and N columns (N is a natural number), and in the scribe area 4Y, multiple monitor pads 5 are arranged so as to constitute a matrix including M rows (M is a natural number) and 3 columns.

Hereinafter, the configuration of the scribe area 4X is explained. As illustrated in FIG. 6, a first interlayer insulating film 111 is formed on a substrate 101 such as a silicon substrate. Vias 121 are formed in the first interlayer insulating film 111. For example, the first interlayer insulating film 111 is a film such as silicon carbide acid (SiOC), silicon oxynitride (SiON), or silicon oxide (SiO₂). For example, the via 121 is a film such as tungsten (W), ruthenium (Ru), molybdenum (Mo) or cobalt (Co), and an underlayer film such as titanium (Ti) or titanium nitride (TiN) formed under this film.

Second interlayer insulating films 112 are formed on the first interlayer insulating film 111. A conductive trace film 132 is formed in the second interlayer insulating film 112. For example, the second interlayer insulating film 112 is a film such as silicon carbide acid (SiOC), silicon oxynitride (SiON), or silicon oxide (SiO₂). For example, the conductive trace film 132 includes a film such as copper (Cu) or ruthenium (Ru) and an underlayer film such as titanium (Ti), titanium nitride (TiN), tantalum (Ta), or tantalum nitride (TaN) formed under this film. In a case where the material of the conductive trace film 132 is ruthenium (Ru), the formation of the underlayer film may be omitted.

Multiple third interlayer insulating films 113 are formed on the second interlayer insulating film 112. Vias 123 and a conductive trace film 133 are formed in the third interlayer insulating film 113. The conductive trace film 133 is formed on the vias 123, and the conductive trace film 133 and the vias 123 have a dual damascene structure. The vias 123 are connected to the conductive trace film 132 immediately under the vias 123 or to the conductive trace film 133. For example, the third interlayer insulating film 113 is a film such as silicon carbide acid (SiOC), silicon oxynitride (SiON), or silicon oxide (SiO₂). For example, the conductive trace film 133 and the vias 123 are a film such as copper (Cu) or ruthenium (Ru) and an underlayer film such as titanium (Ti), titanium nitride (TiN), tantalum (Ta), or tantalum nitride (TaN) formed under this film. In a case where the conductive trace film 133 is made of ruthenium (Ru), it is not necessary to form the underlayer film.

A fourth interlayer insulating film 114 is formed on the uppermost third interlayer insulating film 113 of the multiple third interlayer insulating films 113. A conductive film 134 is formed on the fourth interlayer insulating film 114. Via holes 144 are formed in the fourth interlayer insulating film 114, and the conductive film 134 is connected to the conductive trace film 133 through the via holes 144. A cover film 116 is formed on the fourth interlayer insulating film 114 and the conductive film 134. In the cover film 116, an opening portion 146 is formed to expose a portion of the conductive film 134. The opening portion 146 has a rectangular planar shape including two sides parallel to the X direction and two sides parallel to the Y direction. For example, the fourth interlayer insulating film 114 is a film such as a silicon oxide (SiO₂). For example, the conductive film 134 is a film such as aluminum (Al).

Although not illustrated in FIG. 6, the monitor patterns are provided in the scribe area 4X, and the conductive film 134 is connected to the monitor patterns. A portion of the conductive film 134 that is exposed from the opening portion 146 serves as one of the monitor pads 5, and an electrical characteristics test using the monitor patterns is conducted through the monitor pads 5.

In the scribe area 4X, five opening portions 146 are arranged in the Y direction, and five monitor pads 5 are also arranged in the Y direction. In the scribe area 4X, a group of monitor pads 5 in five rows are arranged in the Y direction. The scribe area 4X includes: two groove formation areas 10 that overlap with the outermost rows of the group of five rows; and one dicing area 20 that overlaps with the central row of the group of five rows. The groove formation areas 10 and the dicing area 20 extend in the X direction. The width of the groove formation area 10 is generally equal to the spot diameter of laser beam emitted later. The width of the dicing area 20 is generally equal to the thickness of the dicing blade. The width of the groove formation area 10 and the spot diameter of the laser beam may be different from each other, and the width of the dicing area 20 and the thickness of the dicing blade may be different from each other.

The scribe area 4Y has a configuration similar to the scribe area 4X except that the directions of the constituent elements such as the groove formation area 10, the dicing area 20, and the like and the arrangement of the monitor pads 5 are different. In the scribe area 4Y, three opening portions 146 are arranged in the X direction, and three monitor pads 5 are also arranged in the X direction. In the scribe area 4Y, a group of three columns of monitor pads 5 are arranged in the X direction. The scribe area 4Y includes: two groove formation areas 10 that overlap with the outermost columns of the group of three columns; and one dicing area 20 that overlaps with the central column of the group of three columns. The groove formation areas 10 and the dicing area 20 extend in the Y direction. The width of the groove formation area 10 is generally equal to the spot diameter of laser beam emitted later. The width of the dicing area 20 is generally equal to the thickness of the dicing blade. The width of the groove formation area 10 and the spot diameter of the laser beam may be different from each other, and the width of the dicing area 20 and the thickness of the dicing blade may be different from each other.

The semiconductor wafer 1 has the configuration as explained above.

With the semiconductor wafer 1 thus prepared, the electrical characteristics test using the monitor patterns is performed through the monitor pads 5.

After the electrical characteristics test, as illustrated in FIG. 3 and FIG. 7, the monitor pads 5 (the conductive film 134) in the groove formation areas 10 are removed by emitting laser beam onto the groove formation areas 10. In the emission of the laser beam, further, on the lower side of the monitor pads 5, the conductive trace films 133, the vias 123, the third interlayer insulating films 113, the conductive trace film 132, the vias 121, the second interlayer insulating film 112, and the first interlayer insulating film 111 are removed. As a result, grooves 31 reaching the substrate 101 are formed. The front surface of the substrate 101 is exposed through the grooves 31.

Next, as illustrated in FIG. 4 and FIG. 8, the monitor pads 5 (the conductive film 134), the conductive trace films 133, the vias 123, the third interlayer insulating films 113, the conductive trace film 132, the vias 121, the second interlayer insulating film 112, and the first interlayer insulating film 111 in the dicing area 20 are removed by emitting laser beam to the dicing area 20. As a result, the grooves 32 reaching the substrate 101 are formed in the dicing area 20. The front surface of the substrate 101 is exposed through the groove 32. The grooves 32 may be formed after the grooves 31 are formed. Alternatively, the grooves 31 may be formed after the grooves 32 are formed. Still alternatively, the grooves 31 and the grooves 32 may be formed in the same step.

Thereafter, as illustrated in FIG. 5 and FIG. 9, the substrate 101 exposed through the grooves 32 is diced with a dicing blade and the like. The semiconductor wafer 1 is diced at the dicing areas 20 in the scribe areas 4X and 4Y by emitting laser beam to the dicing areas 20 and dicing the substrate 101 with the dicing blade and the like, and multiple semiconductor chips (i.e., a semiconductor device 100) including respective circuit areas 3 are formed. In other words, the semiconductor wafer 1 is diced into multiple semiconductor chips (the semiconductor device 100).

When the semiconductor wafer 1 is diced, a dicing blade having almost the same thickness as the width of the dicing area 20 is used, and the dicing area 20 is diced with the dicing blade. As a result, the dicing area 20 is eliminated, and multiple semiconductor chips are obtained as a semiconductor device 100.

Hereinafter, the diced semiconductor device 100 and a semiconductor package including the semiconductor device 100 are explained. FIG. 10 is a drawing illustrating a layout of a diced semiconductor device according to the first embodiment. FIGS. 11A and 11B are cross-sectional views illustrating the semiconductor package including the semiconductor device. FIG. 11A illustrates the entire semiconductor package. FIG. 11B is an enlarged view of an area 61 that is a portion of FIG. 11A.

As illustrated in FIG. 10, the semiconductor device 100 includes a circuit area 3, the scribe areas 4X, and the scribe areas 4Y. The semiconductor device 100 has an outer peripheral surface 100A, and in the plan view, the scribe areas 4X and the scribe areas 4Y are located between the circuit area 3 and the outer peripheral surface 100A. Each of the scribe areas 4X and the scribe areas 4Y includes the groove formation area 10, and the grooves 31 are formed in the groove formation area 10. As illustrated in FIG. 9, in the groove 31, for example, the vias 121, the conductive trace film 132, the vias 123, the conductive trace films 133, and the conductive film 134 are exposed. In other words, portions of the conductive traces included in the conductive trace layers and portions of the monitor pads 5 are exposed through the grooves 31.

As illustrated in FIGS. 11A and 11B, a wiring substrate 62 provided with external terminals 63 is provided on the lower surface of a semiconductor package 60, and the semiconductor device 100 is flip-chip mounted on or over the wiring substrate 62 with a conductive material 64 such as a solder. An underfill 65 is filled as an insulating film between the wiring substrate 62 and the semiconductor device 100. The underfill 65 is also provided in the grooves 31. The underfill 65 may cover outer peripheral surfaces 100A of the semiconductor device 100.

In the semiconductor package 60, the adhesion property between the underfill 65 and the substrate 101 is higher than the adhesion property between the adhesion property between the underfill 65 and the monitor pad 5. Therefore, the peeling is less likely to occur between the semiconductor device 100 and the underfill 65 than in a case where the entire monitor pads 5 are remaining in the groove formation area 10.

Also, when the substrate 101 is diced (see FIG. 5 and FIG. 9), a crack may occur in the conductive film 134, the conductive trace films 133, the vias 123, the third interlayer insulating films 113, the conductive trace film 132, or the vias 121, but even if the crack occurs, the extension of the crack can be stopped at the grooves 31. Therefore, the circuit area 3 can be protected from cracks.

The width of the dicing area 20 does not have to be the same as the thickness of the dicing blade. Also, it is not necessary to eliminate the entire dicing area 20, and after the substrate 101 is diced with the dicing blade, portions of the dicing area 20 may be remaining. In this case, portions of the monitor pads 5 (the conductive film 134) in the dicing area 20 may be remaining.

The vias 123 may have a single damascene structure. In this case, the via 123 includes a film such as tungsten (W), ruthenium (Ru), molybdenum (Mo), or cobalt (Co) and an underlayer film such as titanium (Ti) or titanium nitride (TiN) formed under this film.

Second Embodiment

Subsequently, the second embodiment is explained. The second embodiment is different from the first embodiment mainly in the processing of the scribe area 4X. FIG. 12 to FIG. 13 are schematic diagrams illustrating a method for producing a semiconductor device according to the second embodiment. FIG. 14 to FIG. 15 are cross-sectional views illustrating the method for producing a semiconductor device according to the second embodiment. FIG. 12 to FIG. 13 are enlarged drawings illustrating an area 2 that is a portion of FIG. 1. FIG. 14 to FIG. 15 correspond to cross-sectional views taken along line XIV-XIV to line XV-XV of FIG. 12 to FIG. 13, respectively.

In the second embodiment, first, similarly to the first embodiment, the semiconductor wafer 1 is prepared (FIG. 2 and FIG. 6), and an electrical characteristics test is performed. Subsequently, as illustrated in FIG. 12 and FIG. 14, the monitor pads 5 (the conductive film 134) in dicing areas 10 are removed by emitting laser beam onto the dicing areas 10. Further, the monitor pads 5 (the conductive film 134) in second groove formation areas 30 are removed by emitting laser beam onto the second groove formation areas 30 between the dicing area 10 and first groove formation areas 20. In the scribe area 4X, the second groove formation areas 30 overlap with the outermost rows and the central row of the group of five rows of monitor pads 5, and the second groove formation areas 30 extend in the X direction. The width of the second groove formation area 30 is generally equal to the spot diameter of laser beam emitted later. In the emission of the laser beam, further, on the lower side of the monitor pads 5, the conductive trace films 133, the vias 123, the third interlayer insulating films 113, the conductive trace film 132, the vias 121, the second interlayer insulating film 112, and the first interlayer insulating film 111 are removed. As a result, in the first groove formation areas 20, grooves 31 reaching the substrate 101 are formed, and in the second groove formation areas 30, grooves 33 reaching the substrate 101 are formed. The front surface of the substrate 101 is exposed through the grooves 31 and 33. The width of the second groove formation area 30 and the spot diameter of the laser beam may be different from each other. The order in which the grooves 31, 32, and 33 are formed is not limited, and the grooves 31, 32, and 33 may be formed in any order.

Thereafter, as illustrated in FIG. 13 and FIG. 15, similarly to the first embodiment, the monitor pads (the conductive film 134) in the dicing areas 10 are removed by emitting laser beam onto the dicing areas 10, and the substrate 101 exposed through the grooves 32 is diced with a dicing blade and the like. The semiconductor wafer 1 is diced at the dicing areas 10 in the scribe areas 4X and 4Y by emitting laser beam to the dicing areas 10 and dicing the substrate 101 with the dicing blade and the like, and a semiconductor device 200 (i.e., multiple semiconductor chips) including respective circuit areas 3 is formed. In other words, the semiconductor wafer 1 is diced into multiple semiconductor chips (i.e., the semiconductor device 200).

In a case where a semiconductor package 60 is produced by using the semiconductor device 200, the underfill 65 is provided not only in the grooves 31 but also in the grooves 33.

According to the second embodiment, the contact area between the underfill 65 and the monitor pads 5 is reduced more greatly, and accordingly, a higher adhesion property between the semiconductor device 200 and the underfill 65 is obtained, and the peeling between the semiconductor device 200 and the underfill 65 can be alleviated more reliably.

Third Embodiment

Subsequently, the third embodiment is explained. The third embodiment is different from the first embodiment and the like mainly in the processing of the scribe areas 4X and 4Y. FIG. 16 is a schematic diagram illustrating a method for producing a semiconductor device according to the third embodiment. FIG. 17 is a cross-sectional view illustrating a method for producing a semiconductor device according to the third embodiment. FIG. 16 is an enlarged drawing illustrating an area 2 that is a portion of FIG. 1. FIG. 17 corresponds to a cross-sectional view taken along line XVI to line XVI of FIG. 16.

In the third embodiment, first, similarly to the first embodiment, the semiconductor wafer 1 is prepared (FIG. 2 and FIG. 6), and electrical characteristics test is performed. Subsequently, as illustrated in FIG. 16 and FIG. 17, the monitor pads 5 (the conductive film 134), the conductive trace films 133, the vias 123, the third interlayer insulating films 113, the conductive trace film 132, the vias 121, the second interlayer insulating film 112, and the first interlayer insulating film 111 are removed in the groove formation areas 10, the dicing area 20, and areas between the groove formation areas 10 and the dicing area 20 by emitting laser beam onto these areas. In these areas, the front surface of the substrate 101 is exposed.

Thereafter, similarly to the first embodiment, the substrate 101 is diced in the dicing areas 20 with the dicing blade and the like. The semiconductor wafer 1 is diced at the dicing areas 20 in the scribe areas 4X and 4Y by emitting laser beam to the dicing area 20 and dicing the substrate 101 with the dicing blade and the like, and a semiconductor device 300 (i.e., multiple semiconductor chips) including respective circuit areas 3 are formed. In other words, the semiconductor wafer 1 is diced into multiple semiconductor chips (i.e., the semiconductor device 300).

In a case where the semiconductor package 60 is produced by using the semiconductor device 300, the underfill 65 is provided so as to be in contact with the entire exposed front surface of the substrate 101.

According to the third embodiment, the contact area between the underfill 65 and the monitor pads 5 is reduced more greatly, and accordingly, a higher adhesion property between the semiconductor device 300 and the underfill 65 is obtained, and the peeling between the semiconductor device 300 and the underfill 65 can be alleviated more reliably.

Fourth Embodiment

Subsequently, the fourth embodiment is explained. The fourth embodiment is different from the first embodiment and the like mainly in the processing of the scribe area 4X. FIG. 18 is a cross-sectional view illustrating a method for producing a semiconductor device according to the fourth embodiment.

In the fourth embodiment, as illustrated in FIG. 18, when laser beam is emitted onto the groove formation areas 10, the entire monitor pads 5 overlapping with the groove formation areas 10 are removed. The entire monitor pads 5 can be removed by, for example, adjusting the emission position of laser beam and adjusting the beam diameter. The configuration other than the above is similar to the first embodiment. According to the fourth embodiment, multiple semiconductor chips (i.e., a semiconductor device 400) are obtained.

According to the fourth embodiment, the contact area between the underfill 65 and the monitor pads 5 is reduced more greatly, and accordingly, a higher adhesion property between the semiconductor device 400 and the underfill 65 is obtained, and the peeling between the semiconductor device 400 and the underfill 65 can be alleviated more reliably.

The entirety of the conductive trace films 133, the vias 123, the conductive trace film 132, and the vias 121 under the monitor pads 5, the entirety of which has been removed, may be removed.

Fifth Embodiment

Subsequently, the fifth embodiment is explained. The fifth embodiment is different from the first embodiment and the like mainly in the processing of the scribe areas 4X and 4Y. FIG. 19 is a cross-sectional view illustrating a method for producing a semiconductor device according to the fifth embodiment.

In the fifth embodiment, when the grooves 31 are formed, laser beam is emitted with energy greater than the first embodiment. Accordingly, as illustrated in FIG. 19, the grooves 31 extend into the substrate 101. The configuration other than the above is similar to the first embodiment. According to the fifth embodiment, multiple semiconductor chips (i.e., a semiconductor device 500) are obtained.

According to the fifth embodiment, effects similar to the first embodiment can also be obtained.

Sixth Embodiment

Subsequently, the sixth embodiment is explained. The sixth embodiment is different from the second embodiment and the like mainly in the processing of the scribe areas 4X and 4Y. FIG. 20 is a cross-sectional view illustrating a method for producing a semiconductor device according to the sixth embodiment.

In the sixth embodiment, when grooves 31 are formed, laser beam is emitted with energy greater than the first embodiment. Also, when the grooves 33 are formed, laser beam is emitted with energy greater than the second embodiment. For example, when the grooves 31 are formed, laser beam may be emitted with energy greater than the energy used to form the grooves 33. Accordingly, as illustrated in FIG. 20, the grooves 31 and 33 extend into the substrate 101. The grooves 31 extend into the substrate 101 more deeply than the grooves 33. The configuration other than the above is similar to the second embodiment. According to the sixth embodiment, multiple semiconductor chips (i.e., a semiconductor device 600) are obtained.

According to the sixth embodiment, effects similar to the second embodiment can also be obtained.

Seventh Embodiment

Subsequently, the seventh embodiment is explained. The seventh embodiment is different from the third embodiment and the like mainly in the processing of the scribe areas 4X and 4Y. FIG. 21 is a cross-sectional view illustrating a method for producing a semiconductor device according to the seventh embodiment.

In the seventh embodiment, the monitor pads 5 (the conductive film 134), the conductive trace films 133, the vias 123, the third interlayer insulating films 113, the conductive trace film 132, the vias 121, the second interlayer insulating film 112, and the first interlayer insulating film 111 are removed in the groove formation areas 10, the dicing area 20, and areas between the groove formation areas 10 and the dicing area 20 by emitting laser beam onto these areas with energy greater than the third embodiment. Accordingly, as illustrated in FIG. 21, the front surface of the substrate 101 is engraved more deeply than the front surface covered with the first interlayer insulating film 111 and the like. In the present embodiment, the energy is configured to be relatively greater in the groove formation area 10 in particular. As a result, grooves 34 are formed in the exposed front surface of the substrate 101. The configuration other than the above is similar to the third embodiment. According to the seventh embodiment, multiple semiconductor chips (i.e., a semiconductor device 700) are obtained.

According to the seventh embodiment, effects similar to the third embodiment can also be obtained.

In any of the above embodiments, the number of monitor pads provided in the scribe areas 4X and 4Y is not particularly limited.

According to the present disclosure, the peeling of the underfill can be alleviated.

Although the present invention has been described above with reference to the embodiments, the present invention is not limited to the features described in the embodiments. These features can be changed without departing from the scope of the claimed subject matter, and can be appropriately determined according to the implementation to which the present invention is applied.

All examples and conditional language provided herein are intended for the pedagogical purposes of aiding the reader in understanding the invention and the concepts contributed by the inventor to further the art, and are not to be construed as limitations to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although one or more embodiments of the present invention have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention. 

What is claimed is:
 1. A method for producing a semiconductor device, the method comprising: dicing, at a scribe area, a semiconductor wafer into a plurality of semiconductor chips each including at least one of a plurality of circuit areas, the semiconductor wafer including the plurality of circuit areas and the scribe area provided between neighboring circuit areas of the plurality of circuit areas, the scribe area extending in a first direction in a plan view, wherein the scribe area includes: a first area extending in the first direction; and second areas located on both sides of the first area in a second direction perpendicular to the first direction in the plan view, the second areas extending in the first direction, monitor pads being provided in the second areas, wherein the method comprises: before the dicing of the semiconductor wafer into the plurality of semiconductor chips, removing at least portions of the monitor pads by emitting laser beam to the second areas, and wherein, in the dicing of the semiconductor wafer into the plurality of semiconductor chips, the semiconductor wafer is diced at the first area.
 2. The method for producing the semiconductor device according to claim 1, wherein in the scribe area, the semiconductor wafer includes monitor patterns.
 3. The method for producing the semiconductor device according to claim 1, wherein in the scribe area, the semiconductor wafer includes: a substrate; and a conductive trace layer provided between the substrate and the monitor pads, wherein the removing of the at least portions of the monitor pads further comprises forming, in the monitor pads and the conductive trace layer, grooves reaching the substrate.
 4. The method for producing the semiconductor device according to claim 3, wherein the grooves are formed to extend into the substrate.
 5. The method for producing the semiconductor device according to claim 1, wherein the semiconductor chip includes at least one of the second areas.
 6. A method for producing a semiconductor package comprising: producing a semiconductor device by the method of claim 1; flip-chip mounting the semiconductor device on or over a wiring substrate; and filling, with an underfill, a space between the semiconductor device and the wiring substrate.
 7. A semiconductor package comprising: a wiring substrate; and a semiconductor device that is produced by the method of claim 1 and that is flip-chip mounted on or over the wiring substrate, wherein a space between the semiconductor device and the wiring substrate is filled with an underfill. 